

CMOS Dual J-K Master-Slave Flip-Flop

High-Voltage Types (20-Volt Rating)

CD4027B is a single monolithic chip integrated circuit containing two identical complementary-symmetry J-K masterslave flip-flops. Each flip-flop has provisions for individual J, K, Set, Reset, and Clock input signals. Buffered Q and Q signals are provided as outputs. This inputoutput arrangement provides for compatible operation with the RCA-CD4013B dual Dtype flip-flop.

The CD4027B is useful in performing control, register, and toggle functions. Logic levels present at the J and K inputs along with internal self-steering control the state of each flip-flop; changes in the flip-flop state are synchronous with the positivegoing transition of the clock pulse. Set and reset functions are independent of the clock and are initiated when a high level signal is present at either the Set or Reset input.

The CD4027B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), and in chip form (H suffix).

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE RANGE, (VDD)	
Voltages referenced to VSS Terminal)	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS	0.5V to V _{DD} +0.5V
DC INPUT CURRENT, ANY ONE INPUT	±10mA
POWER DISSIPATION PER PACKAGE (PD):	
For T _A = -55°C to +100°C	
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$. Derate Linearity at 12mW/ ^o C to 200mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package)	Types) 100mW
OPERATING-TEMPERATURE RANGE (TA)	55°C to +125°C
STORAGE TEMPERATURE RANGE (Tstg)	65°C to +150°C
LEAD TEMPERATURE (DURING SOLDERING):	
At distance $1/16 \pm 1/32$ inch (1.59 ± 0.79 mm) from case for 10s ma	іх +265°С

Features:

.

rate at 10 V

18 V and 25°C

Applications:

Set-Reset capability

Static flip-flop operation - retains state indefinitely

Standardized symmetrical output characteristics

Medium speed operation - 16 MHz (typ.) clock toggle

with clock level either "high" or "low"

100% tested for guiescent current at 20 V

full package-temperature range; 100 nA at

 $1 \text{ V at } \text{V}_{\text{DD}} = 5 \text{ V}$

2 V at V_{DD} = 10 V 2.5 V at V_{DD} = 15 V

Meets all requirements of JEDEC Tentative

Standard No. 138, "Standard Specifications

for Description of 'B' Series CMOS Devices"


5-V, 10-V, and 15-V parametric ratings

Registers, counters, control circuits


Noise margin (over full package-

temperature range):

Maximum input current of 1 µA at 18 V over




Functional Diagram



TERMINAL ASSIGNMENT

1.2.5 1.1.






Fig.1 - Logic diagram and truth table for CD4027B (one of two identical J-K flip flops).

CD4027B Types

RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}C$, Except as Noted. For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC		LIN A Paci	UNITS	
·	(V)	Min.	Max.	
Supply-Voltage Range (For T _A = Full Package Temperature Range)	-	3	18	v
	5	200		
Data Setup Time ts	10	75	-	ns
	15	50	· _	
	5	140	_	
Clock Pulse Width tw	10	60	_	ns
	15	40	- 1	
	5		3.5	
Clock Input Frequency (Toggle Mode) f _{CL}	10	dc	8	MHz
	15		12	
	5		45	
Clock Rise or Fall Time trCL*, tfCL	10	-	5	μs
	15	-	2	
	5	180	-	
Set or Reset Pulse Width tw	10	80	-	ns
· · · · · · · · · · · · · · · · · · ·	15	50	_	

If more than one unit is cascaded in a parallel clocked operation, trCL should be made less than or equal to the sum of the fixed propagation delay time at 15 pF and the transition

DUTPUT


Fig.5

92CH-84320R

time of the output driving stage for the estimated capacitive load.

DRAIN-TO-SOURCE VOLTAGE (VDS

ENT TEMPERATURE (TA)-25 CH





3

COMMERCIAL CMOS HIGH VOLTAGE IC8

Fig.3 - Minimum output low (sink)

current characteristics.





Yoo NOTE MEASURE II SEQUENTIALLY, TO BOTH VOD AND VSS CONNECT ALL UNUSED NTS TO EITHER DO OR VSS

Fig.7 -- Input current test circuit.

9865-27402

Fig.4 - Typical output high (source)

current characteristics.



DRAIN-TO-SOURCE VOLTAGE (VDS)-V

– Minimum output high (source)

OUTPUTS

current characteristics.

00

∳ Vss

CURRENT(1.

(SOURCE)

1

DUTPUT

82CS-2432IN

UTS

100


92CS- 27400R

-15 -10 ERATURE (TA)+25*C

Fig.9 - Quiescent device current test circuit.

STATIC ELECTRICAL CHARACTERISTICS

	CHARAC-							, .		<u> </u>		
	TERISTIC			-	LIMIT	IS AT II			IPERAT	URES (O	C)	UNITS
		(V)		V _{DD} (V)	55	-40	+85	+125	Min.	+25 Typ.	Max.	
ľ	Quiescent	<u>†</u> _	0,5	5	1	1	30	30	-	0.02	1	
	Device		0,10	10	2	2	60	60	<u> </u>	0.02	2	
	Current		0.15	15	4	4	120	120	<u> </u>	0.02	4	μA
	IDD Max.		0,20	20	20	20	600	600	-	0.02	20	1
` -	Output Low											
	(Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_	
	Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
	I _{OL} Min.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	-	
	Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
	(Source)	2.5	0,5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	Current,	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	- 1	
	OH Min.	13.5	0,15	15	-4.2	4	2.8	-2.4	-3.4	-6.8		
	Output Volt-							L				
1	age :		0,5	5		0.0)5		-	0	0.05	
ł	Low-Level,	. ·	0,10	10		0.0)5		-	0	0.05	
-	V _{OL} Max.		0,15	15		0.0)5		-	0	0.05	
1	Output Volt-											V
	age:	`	0,5	5		4.9	95		4.95	5	-	
	High-Level,		0,10	10		9.9	95		9.95	10		
	V _{OH} Min.	-	0,15	15		14.	95		14.95	15	···	
	Input Low	0.5,4.5	_	5		1.	5		_	::	1.5	
I	Voltage,	1,9	-	10		3				_	3	
1	V _{IL} Max.	1.5,13.5	-	15		4				·	4	
	nput High	0.5,4.5	_	5		3.	5	· · · · ·	3.5			V
	Voltage,	1,9		10		7			7			
	VIH Min.	1.5,13.5	-	15		1	I		11		·	
h	Input				<u> </u>	· · ·						<u> </u>
·	Current,	-	0,18	18	±0.1	±0.1	±1	±1		±10-5	±0.1	μΑ
	I _{IN} Max.											




Dimensions in millimeters are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3}) .


Dimensions and Pad Layout for CD4027BH





DYNAMIC ELECTRICAL CHARACTERISTICS at T_A = 25^oC; Input t_r, t_f = 20 ns, CL = 50 pF, RL = 200 k Ω

CHARACTERISTIC	VDD	Δ	UNITS			
	(V)	All Packag Min. Typ.		Max.		
Propagation Delay Time:	5	_	150	300		
Clock to Q or Q Outputs	10		65	130	ns	
tPHL, tPLH	15	- 1	45	90		
	5		150	300	al esta de se	
Set to Q or Reset to Q tPLH	10	_	65	130	ns	
120	15	_	45	90		
- <u></u>	5		200	400		
Set to Öior Reset to Oi t _{PHL}	10	-	85	- 170	ns	
	15		60	120		
	5	_	100	200		
Transition Time tTHL, tTLH	10	—	50	100	ns	
· · · · · · · · · · · · · · · · · · ·	15		40	80	·	
Maximum Charles Inner	5	3.5	7		1.) ^{1.}	
Maximum Clock Input Frequency# (Toggle Mode)	10	8	16	<u> </u>	MHz	
fCL	15	12	24	-	·	
· · · · · · · · · · · · · · · · · · ·	5	_	70	140		
Minimum Clock Pulse Width tw	10	- 1	30	60	ns	
	15	-	20	40		
Minimum Set or Reset Pulse	5	-	.90	180		
Width tw	10	- 1	40	80	ns	
······································	15	-	25	50		
	5	-	100	200		
Minimum Data Setup Time t _S	10	-	35	75	ns	
	15	-	25	50		
Clock Input Rise or Fall Time	5	-	-	45		
,	10	-	-	5	μs	
trCL, tfCL	15	-	-	2		
Input Capacitance CI		-	5	7.5	pF	









3

COMMERCIAL CMOS HIGH VOLTAGE ICs

RESET to Q).




Fig.12- Typical maximum clock frequency vs. supply voltage (toggle mode).



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated